

Docket No.: M-7970 US

December 10, 1999



Box Patent Application

Assistant Commissioner for Patents

Washington, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventors:

Mike Chang, King Owyang, Yueh-Se Ho, Mohammed Kasem, Lixiong Luo, and

Wei-Bing Chu

Title:

Semiconductor Die Package Including Cup-Shaped Leadframe

X Return Receipt Postcard

X This Transmittal Letter (in duplicate)

4 page(s) Specification (not including claims)

1 page(s) Claims (Figs. 1-7)

1 page Abstract

gage(s) Declaration For Patent Application and Power of Attorney (Unsigned)

1 Sheet(s) of Drawings

CLAIMS AS FILED (fees computed under §1.9(f))

| For Total Claims | Number <u>Filed</u> 8 | -20 | = | Number <u>Extra</u> 0 | X | <u>Rate</u> \$18.00 | = | \$ \$ | Basic Fee \$760.00 0.00 |
|--|---------------------------------|----------|------|-----------------------|----|------------------------|---|----------|-------------------------------|
| Independent Claims | 1 | -3 | = | 0 | X | \$78.00 | = | \$ | 0.00 |
| dependent of | contains one laims (total f | ee) | | | | | | \$ | |
| Fee for Req | uest for Exter | ision of | Time | 2 | | | | \$ | |
| Please make the following charges to Deposit Account 19-2386: Total fee for filing the patent application in the amount of The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account 19-2386. | | | | | \$ | 760.00 | | | |

EXPRESS MAIL LABEL

NO:

EL 375 515 878 US

Respectfully submitted,

David E. Steuber Attorney for Applicants

Reg. No. 25,557

25 Metro Drive, Suite 700 San Jose, CA 95110 Phone 408 453-9200 Fax 408 453-7979

Austin, TX Newport Beach, CA San Francisco, CA



10

15

20

25

30

SEMICONDUCTOR DIE PACKAGE INCLUDING CUP-SHAPED LEADFRAME

Mike Chang

King Owyang

Yueh-Se Ho

Y. Mohammed Kasem

Lixiong Luo

Wei-Bing Chu

FIELD OF THE INVENTION

This invention relates to packages for semiconductor dies and in particular a package for a semiconductor die that has terminals on both sides of the die.

BACKGROUND OF THE INVENTION

There is a continuing need for packages for semiconductor dies that are compact, easy to manufacture and economical. There is a particular need for packages that can be used to make connections to terminals on both sides of the die. For example, vertical power MOSFETs, whether of the planar or trench-gated variety, typically have source and gate terminals on the frontside of the die and a drain terminal on the backside of the die. The package must therefore provide connectibility to both sides of the die. Similarly, integrated circuits may need a ground contact to the frontside to minimize transient effects.

In addition, the package should maximize the electrical and thermal conductivity from the die to the printed circuit board on which the die is mounted.

SUMMARY OF THE INVENTION

These objectives are achieved in a semiconductor package in accordance with this invention. The package comprises a semiconductor die having first and second sides. A first electrical terminal of the die is located on the first side, and at least a second electrical terminal of the die is located on the second side. The package also includes a leadframe in electrical contact with the first terminal, the leadframe being formed in the shape of a cup. The die is located in the cup, and at least one lead of the leadframe contains a portion that is coplanar with the second side of the die. A protective plastic capsule can be formed on both sides of the cup.

15

25

30

When the package is mounted on, for example, a printed circuit board (PCB), the first electrical terminal is electrically connected to the PCB via the leadframe. The second electrical terminal is connected to the PCB directly using solder or another conductive material.

The package is particularly suitable for use with power MOSFETs which require a contact to the backside (drain) terminal, but it can also be used with any integrated circuit die where contact must be made to both sides of the die.

The package of this invention is easy to manufacture and can be made very thin (i.e., less than 1 mm thick).

10 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a cross-sectional view of a semiconductor package in accordance with this invention.

- Fig. 2 shows a bottom view of the semiconductor package.
- Fig. 3 shows a top view of the semiconductor package.
- Fig. 4 shows an end view of the semiconductor package.
- Fig. 5 is a flow chart of a process for manufacturing the semiconductor package.
- Fig. 6 is a cross-sectional view of an alternative embodiment of the invention.
- Fig. 7 is a bottom view of a package for an integrated circuit die in accordance with this invention.

DESCRIPTION OF THE INVENTION

Fig. 1 shows a cross-sectional view of a semiconductor package 10 in accordance with this invention. Semiconductor package 10 includes a semiconductor die 12 and a leadframe 14, which is preformed in the shape of a cup. The die 12, which in this embodiment contains a vertical MOSFET, is located inside the "cup". One side of die 12 (the backside) contains a drain terminal (not shown), which is electrically connected to leadframe 14 by means of a layer 16 of conductive epoxy or another type of conductive cement. Each of the individual leads 19 of leadframe 14 includes a portion 18 that is coplanar with the second side of the die 12. A capsule 20 made of a plastic material is in contact with the outside of the "cup", and a portion 22 of the plastic material is injected into a region inside

15

20

25

30

the "cup" between the edge of die 12 and leadframe 14. The molding process used in the manufacture of package 10 ensures that the frontside of die 12 is left uncovered by the plastic material.

Fig. 1 is taken at cross-section I-I shown in **Fig. 3**, which is a top view of semiconductor package 10. As shown, package 10 has a length X which could be 240 mils and a width Y which could be 200 mils. Die 12 is shown in dashed lines in **Fig. 3**. As shown in **Fig. 1**, package 10 has a thickness Z that can be 0.7 mm or less.

Fig. 2 shows a view of package 10 from the bottom. The bottom

(frontside) of die 12 contains a gate terminal 24 and four source terminals 26 which surround gate terminal 24.

Fig. 4 shows a end view of semiconductor package 10, taken from direction 30 shown in Fig. 3..

Fig. 5 shows a flow chart for a process of manufacturing the semiconductor package. The process begins with the step of sawing a semiconductor wafer into individual dice. The dice are attached to leadframes (L/F) using, for example, a conductive epoxy 84-1 produced by Ablestik Electronic Materials and Adhesives. The leadframes are preformed into cup shapes as described above, with each cup having dimensions (width, length and depth) suitable to hold one of the dice. Preformed leadframes are available from many sources known to those skilled in the art.

Using a conventional injection-molding machine, plastic capsules are formed around the leadframes and dice, without touching the frontside of the die 12. Holes may be formed in the leadframe to allow the plastic material to filled the spaces between the edges of the dice and the leadframes (e.g., portion 22 in **Figs. 1** and **2**). The plastic material may be the thermal set plastic 6300H, supplied by Sumitomo of Japan.

Next, the packages are marked, and the leadframes are separated by cutting the leads (a process sometimes referred to as "singulation"). Finally, the dice can be subjected to electrical tests to ensure that they are fully operational.

Since the frontside of the die and the leads are coplanar, the package may easily be mounted on the surface of a PCB, as shown in Fig. 1.

10

15

20

The package of this invention is economical to manufacture and provides a electrical contacts to both sides of a dice. In addition, the direct connection between the die and the PCB provides a good thermal conduction path from the die to the PCB.

Alternatively, the package can be formed as shown in the cross-sectional view of **Fig. 6**. In package 30 the capsule 32 is truncated, leaving the top of the leadframe is exposed. This embodiment may further improve the thermal dissipation properties of the package.

While this invention was described with reference to a vertical MOSFET, this description is to be considered illustrative and not limiting. The broad principles of this invention are applicable to any semiconductor die which is to be packaged in such a way that contact is made to both sides of the die, including integrated circuit (IC) dice that require a contact to the frontside. For example, Fig. 7 shows a bottom view of an package 40 which includes an IC die 42. Ten input/output (I/O) pads 44 are located on the frontside of IC die 42. Fig. 7 is similar to Fig. 2, with a cup-shaped leadframe being electrically connected to the backside of die 42 (typically ground) and having leads with portions 46 (similar to portions 18) that are coplanar with the frontside of die 42.

Persons skilled in the art will appreciate that numerous other embodiments may be fabricated in accordance with the broad principles of this invention.

CLAIMS

5

10

20

We claim:

1. A semiconductor package comprising:

a semiconductor die having first and second sides, a first electrical terminal being located on the first side, at least a second electrical terminal being located on the second side; and

a leadframe in electical contact with the first terminal, the leadframe being formed in the shape of a cup, the die being located in the cup, at least one lead of the leadframe containing a portion that is coplanar with the second side of the die.

- 2. The semiconductor package of Claim 1 further comprising a layer of conductive cement located inside the cup between the first terminal and the leadframe.
- 3. The semiconductor package of Claim 2 wherein the conductive cement comprises conductive epoxy.
 - 4. The semiconductor package of Claim 1 further comprising a plastic capsule in contact with an outside of the cup.
 - 5. The semiconductor package of Claim 4 wherein the die is in electrical contact with a bottom of the cup, an outside of the bottom of the cup being exposed.
 - 6. The semiconductor package of Claim 1 further comprising a plastic material located inside the cup between an edge of the die and the leadframe.
 - 7. The semiconductor package of Claim 1 wherein the semiconductor die comprises a MOSFET.
- 25 8. The semiconductor package of Claim 1 wherein the semiconductor die comprises an integrated circuit.

SEMICONDUCTOR DIE PACKAGE INCLUDING CUP-SHAPED LEADFRAME

Mike Chang

King Owyang

Yueh-Se Ho

Y. Mohammed Kasem

Lixiong Luo

Wei-Bing Chu


ABSTRACT

10

A semiconductor package includes a leadframe which is cup-shaped and holds a semiconductor die. The leadframe is in electrical contact with a terminal on one side of the die, and the leads of the leadframe are bent in such a way that portions of the leads are coplanar with the other side of the die, which also contains one or more terminals. A plastic capsule is formed around the leadframe and die.

15

5



Attorney Docket No.: M-7970 US

DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

| | Semiconductor Die Paci | kage Including Cup-Shaped Leadframe | | | | | |
|---------------|--|-------------------------------------|--|--|--|--|--|
| which (check) | is attached hereto. | | | | | | |
| | and is amended by the Preliminary Amendment attached hereto. | | | | | | |
| | was filed on | as Application Serial No. | | | | | |
| | and was amended on _ | _ (if applicable). | | | | | |
| | | | | | | | |

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

| Prior Foreign Application(s) | | | | Priority Claimed | |
|------------------------------|-------------------------------------|--|--|------------------|--|
| Number | Number Country Day/Month/Year Filed | | | No | |
| N/A | | | | | |

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

| Provisional Application Number | Filing Date |
|--------------------------------|-------------|
| N/A | |

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

| Application Serial No. | Filing Date | Status (patented, pending, abandoned) |
|------------------------|-------------|---------------------------------------|
| N/A | | |

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivans (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrile (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Kent B. Chambers (38,839); Michael P. Adams (34,763); Robert B. Morrill (43,817); Michael J. Halbert (40,633); Gary J. Edwards (41,008); William B. Tiffany (41,347); James E. Parsons (34,691); Daniel P. Stewart (41,332); Philip W. Woo (39,880); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); William W. Holloway (26,182); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Bernice Chen (42,403); Mary Jo Bertani (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Margaret M. Kelton (44,182); Joseph T. VanLeeuwen (44,383); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odozynski (28,769); Cameron K. Kerrigan (44,826); Barmak S. Sani (45,068); Kenneth C. Brooks (38,393); Paul E. Lewkowicz (Reg. No. 44,870); and Theodore P. Lopez (44,881).

Please address all correspondence and telephone calls to:

David E. Steuber Attorney for Applicant(s)

SKJERVEN, MORRILL, MacPHERSON, FRANKLIN & FRIEL LLP

25 Metro Drive, Suite 700 San Jose, California 95110-1349

Telephone: 408-453-9200 Facsimile: 408-453-7979

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

| Full name of first inventor: | | Mike Chang | | |
|------------------------------|-----------------------|------------|--------------|-------|
| Inventor's Signature: | | | Date: | |
| Residence: | Cupertino, California | ı | _ | |
| Post Office Address: | 13095 Mt. Bello Roa | ıd | Citizenship: | U.S.A |
| | Cupertino, CA 95104 | 1 | • | |

| Full name of second inventor: | | King Owyang | | | | |
|-------------------------------|-----------------------|-------------------|--------------|--------|--|--|
| Inventor's Signature: | | | Date: | | | |
| Residence: | Atherton, California | | | | | |
| Post Office Address: | 66 Encina Avenue | | Citizenship: | U.S.A. | | |
| | Atherton, CA 94026 | | • | | | |
| Full name of third inve | entor: | Yueh-Se Ho | | | | |
| Inventor's Signature: | | | Date: | | | |
| Residence: | Sunnyvale, Californ | ia | _ | | | |
| Post Office Address: | 735 Iris Avenue | | Citizenship: | U.S.A. | | |
| | Sunnyvale, CA 94086 | | | | | |
| Full name of fourth inv | ventor: | Y. Mohammed Kaser | m | | | |
| Inventor's Signature: | | | Date: | | | |
| Residence: | Santa Clara, Californ | nia | | | | |
| Post Office Address: | 2321 Regina Court | | Citizenship: | U.S.A. | | |
| | Santa Clara, CA 950 | 54 | | | | |
| Full name of fifth inve | ntor: | Lixiong Luo | | | | |
| Inventor's Signature: | | | Date: | | | |
| Residence: | San Jose, California | | | | | |
| Post Office Address: | 1097 Huntingdon Dr | rive | Citizenship: | China | | |
| | San Jose, CA 95129 | | | | | |
| Full name of sixth inve | entor: | Wei-Bing Chu | | | | |
| Inventor's Signature: | | | Date: | | | |
| Residence: | Shanghai, People's I | Republic of China | | | | |
| Post Office Address: | Room 463 | | Citizenship: | China | | |
| | 305 An Shen Road | | | | | |
| | Shanghai 200051, Cl | hina | | | | |